<u></u>	·····									RE	/ISIC														\neg
LTR		. <u></u>					ESC	RIPT							<u> </u>	·	丁	DATE	(YR-	MO-D	A)	AF	PRC	WED	┪
A	Add th vendor figure Editor	· CAGE · 1, a	nur and (nber 3.4.	6578 Also	ckag 36 to	ges o th	to i ne di para	the rawi	ng. ph 4	€h 1.3.	ange 3 to	es t	o t	able	· I,	†	1989	,,		十	MRCal			
REV SHEE	т																								
REV		工	1																						
SHEE	T			<u> </u>			<u> </u>	<u> </u>	<u>. </u>		_	<u> </u>				<u> </u>			\vdash	<u> </u>	<u> </u>			<u> </u>	
	TATUS HEETS	-	REV		A	A	_	A	A	A	A	A 8	A	10	A	A 12	7.2	14	-	16	17	A .	19	A 20	A 21
	NDAF MILITA DRAW	DIZ RY			CHI	PROY	<u>ео</u> D ВҮ	E.	Jan Mon	nn gf		~													
FOR US	PRAWING E BY ALL D AGENC! ARTMENT	DEPAF ES OF	THE	ពន		AWIN	\PRI	L 19		ATE			SIZE CAGE CODE A 67268 5962-868					84	6						

DESC FORM 193 SEP 87

AMSC N/A

21

OF

1


SHEET

Α



1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with $1.\overline{2.1}$ of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".

1.2 Part number. The complete part number shall be as shown in the following example:



1.2.1 Device type. The device type shall identify the circuit function as follows:

Device type	Generic number	Circuit function	Shift in/out rate
01	(See 6.4)	64 x 5 CMOS parallel FIFO	10 MHz
02	(See 6.4)	64 x 5 CMOS parallel FIFO	15 MHz
03	(See 6.4)	64 x 5 CMOS parallel FIFO	25 MHz
04	(See 6.4)	64 x 5 CMOS parallel FIFO	35 MHz

1.2.2 <u>Case outlines</u>. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows:

Outline letter	Case outline
<u>s</u>	F-9 (20-lead, .540" x .300" x .100"), flat package D-6 (18-lead, .960" x .310" x .200"), dual-in-line package
V 2	C-2 (20-terminal, .358" x .358" x .100"), square chip carrier
۷	package
X	F-10 (18-Tead, .540" x .370" x .092"), flat package

1.3 Absolute maximum ratings.

1.4 Recommended operating conditions.

Supply voltage (Ycr)	4.5 V dc to 5.5 V dc
Supply voltage (V _{CC})	0 V dc
Input high voltage (V_{IH})	2.0 V de minimum
Input low voltage (V_{II})	0.8 V dc maximum 2/
Case operating temperature range (T_C)	-55°C to +125°C
case operating temperature range (10/	-55 C CO -125 C

// Must withstand the added P_D due to short-circuit, test e.g., I_{OS} . / -1.5 V undershoots are allowed for 10 ns once per cycle.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SIZE A 5962-86846 REVISION LEVEL SHEET A 2

2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION.

MILITARY

MIL-M-38510

- Microcircuits, General Specification for,

STANDARD

MILITARY

MIL-STD-883

- Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.2 Block diagram. The block diagram shall be as specified on figure 2.
 - 3.2.3 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.
- 3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full case operating temperature range.
- 3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.4 herein
- 3.5 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.4. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.

STANDARDIZED MILITARY DRAWING	SIZE A	5962-			86846		
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL		SHEET	3	

Test	 Symbol	Conditions	Group A	Device	Limits		Unit
lest	 	-55° C $<$ T _C $<$ +125 $^{\circ}$ C $V_{CC} =$ 4.5 V to 5.5 V unless otherwise specified	subgroups		Min	·	
Input low current	IIL	$10 \text{ V} \leq \text{V}_{\text{IN}} \leq 5.5 \text{ V}, \text{ V}_{\text{CC}} = 5.5 \text{ V}$	1 1, 2, 3	A11	-10	! ! !	l μA
Input high current	IIH	 O V <u><</u> V _{IN} <u><</u> 5.5 V, V _{CC} = 5.5 V	1, 2, 3	A11	1	+10] μ/
Output low voltage	VOL	V _{CC} = 4.5 V, I _{OL} = 8.0 mA V _{IL} = 0.8 V, V _{IH} = 2.0 V	1, 2, 3	A11	1	0.4	V
Output high voltage	V _{ОН}	V _{CC} = 4.5 V, I _{OH} = -4.0 mA V _{IL} = 0.8 V, V _{IH} = 2.0 V	1, 2, 3	ATT	2.4	 	V
Output short-circuit current <u>1</u> /	Ios	$v_{CC} = 5.5 \text{ V}, v_0 = 0 \text{ V}$	1, 2, 3	A11 	1-20	 -90 	т ! п
Off-state output high current	I _{HZ}	$v_{CC} = 5.5 \text{ V}, v_0 = 2.4 \text{ V}$	1, 2, 3	 A11] 	+50	
Off-state output low current	ILZ	$V_{CC} = 5.5 \text{ V}, V_0 = 0.4 \text{ V}$	1, 2, 3	All	- 50 		
Operating supply current	Icc		1, 2, 3	 All 		 90 	<u> </u>
Input capacitance	CIN	V _{IN} = 0 V, f = 1.0 MHz, T _A = +25°C, see 4.3.1c	4	A11 	1	17.0	1 1
Output capacitance	COUT	Y _{OUT} = 0 V, f = 1.0 MHz, T _A = +25°C, see 4.3.1c	4	1 A11 		 7.0 	1
Functional test	<u> </u>		7,8) A11	 	1	T

STANDARDIZED MILITARY DRAWING	SIZE A		5962-8	6846	:
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	A	SHEET 4	

TABLE	I. Electr	rical performance characteristic	<u>s</u> - Continu	eď.		·
Test	Symbol	Conditions $-55^{\circ}C < T_{C} < +125^{\circ}C$ $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ unless otherwise specified	Group A subgroups	Device types	Limit	s Unit
Shift in rate	f _{IN}	See figures 3 and 4 2/	9, 10, 11	01	1 10	i MHz
	1			02]]15	MHz
				03	25	MHz
	 	 - 		04		 MHz
Shift in to input ready low 3/	t _{IRL}		9, 10, 11	01	40	l ns
(cau) 10h <u>0</u> /				02	1 35	ns
				03		l ns
				04	1 18	ns
Shift in to input ready high 3/	tIRH		9, 10, 11	01	45	ns
1044 1175 <u>57</u>	.			02	1 40	ns
		 		03		ns
		! 		04	20	ns

STANDARDIZED MILITARY DRAWING	SIZE A	5962-	86846
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 5

			erformance c	· · ·		Group		Device]] i	mits	 IIInit
Test	Symbol 	unl	Condit -55°C < Tc V _{CC} = 4.5 V less otherwi	<pre>tons to 5. to 5. se speen</pre>	°C 5 V cified	subgroup	ips l	types		Max	
Shift out rate	fout	[gures 3 and			 9, 10, 	11	01	 	 10 	 MHz
	Ì	 				 	[02		1 15	 MHz
	Í 	j 				 	 	03		25	MHz
		 -					 	04	-	35	MHz
Shift out to output ready low 3/	t _{ORL}	 See fi 	igures 3 and	5	<u>2</u> /	9, 10,	11	01		40	ns
	j]] 	02	[[35	l ns
	! !	- 				 	 	03	<u> </u>	21	l ns
		 				 	[]]	04		18	ns
Shift out to output ready high 3/	t _{ORH}	See fi	igures 3 and	5	2/	9, 10,	11	01		55	l ns
]						02	1	40	ns
	<u> </u> 					 		03	 	37	ns
)) [04		20	l ns
See footnotes at end of ta	able.										
STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER			SIZE A		REVISION	LEVEL		962-86846	6 EET	6	

DAYTON, OHIO 45444

TABLE I.	Electr	ical performance characteristic	<u>s</u> - Continu	ed.			
Test	Symbol		Device types	Li	mits	Unit	
	į į	V _{CC} = 4.5 V to 5.5 V unless otherwise specified	subgroups 		Min 	Max	<u> </u>
Output data hold (previous word) <u>4</u> /	todH	See figures 3 and 5 2/	9, 10, 11	01, 02	5.0		ns
		 	 	03, 04	5.0	 	l ns
Output data shift (next word)	tods	See figures 3 and 5 <u>2/5/</u>	9, 10, 11	01, 02	 	 55 	ns
				03	 	37	l ns
	 		 	04		25	l ns
Bata throughput or "fall through" 4/	tpT	See figures 3, 6, and 7 $\frac{2}{}$	9, 10, 11	01, 02] 	65	ns
_]]	 	03	 	60	ns
	 	 		04		28 	ns
MASTER RESET to OR low	tMRORL	 See figures 3 and 8 2/	9, 10, 11	01		 40 	ns
	 		 	02, 03	1	35	ns
	1 1 1			04	 	28	l ns
MASTER RESET to IR high 4/	 t _{MRIRH}	 See figures 3 and 8 <u>2</u> /	9, 10, 11	01		40	ns
_	 		 	02, 03		35	ns
	 			04]] 2 8	ns

STANDARDIZED MILITARY DRAWING	SIZE A		5962-	86846
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	A	SHEET 7
C FORM 193A P 87			∳ U.S.GOVE	RNMENT PRINTING OFFICE: 1988—550-547

Test	Symbol	 	Conditions $-55^{\circ}C < T_C < +1$ $V_{CC} = 4.5 V to$ ess otherwise s	25°C 5.5 V pecified	Group A subgroups	Device types	Lir Min	nits Max	Uni:
MASTER RESET to data output low	 t _{MRQ}	1	gures 3 and 8	<u>2</u> /	9, 10, 11	01		40	l In
		 				02		35	n
	 	 				03	 	25	l n
		! !			i i	04	i 1 1	20	l l
Output valid from OE low	t _{00E}	See fi	gures 3 and 9	2/	9, 10, 11	01	 	35 35	ļ r
	 	1			 	02	 	30	
	 	 				03		20	r
. *		 			 	04		15	
Output high impedance from DE high 4/	tHZ0E	See fi	gures 3 and 9	2/	9, 10, 11	01	<u> </u> 	30	1 1
11011 02 111gii <u>+</u> /		 				02	i 	25) ;
]					03	 	15	<u> </u> 1
						04	 	12	
Input ready pulse	tIPH	See fi	gures 3 and 6	2/	9, 10, 11	01,02,03	10		
high <u>4</u> / <u>5</u> /		1				04	5.0	 	
ee footnotes at end of tab	le.								
STANDARDIZE			SIZE A			962 <u>-8684</u> 6			
MILITARY DRAW	/ING					202-00040	<u>, , , , , , , , , , , , , , , , , , , </u>		

TABLE I.	Electi	rical performance characteristics	- Continu	ied.			
Test	Symbol	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	 Group A subgroups 		Lin Min		Unit
Output ready pulse high 4/5/	topH	unless otherwise specified See figures 3 and 7 2/	9, 10, 11	<u> </u> 	<u> </u> 	 	ns
	j 		Ì ▮ !	04	 5.0	 	ns
Shift in high time $3/$	 t _{SIH}	 See figures 3 and 4 <u>2</u> /	9, 10, 11	01, 02	20 	 	ns
].		 	03	11		ns
			 	04	9.0	İ	ns
Shift in low time	in low time t_{SIL} See figures 3 and 4 $\frac{2}{}$	See figures 3 and 4 2/	9, 10, 11	01	30	 	ns
		·]	 	02	25	 	ns
] 	03	 24 	! 	ns
]]	04	17	<u> </u>	ns
Input data setup time	t _{IDS}	See figures 3 and 4 2/	9, 10, 11	All	0	<u> </u>	ns
Input data hold time	t _{IDH}	See figures 3 and 4 <u>2</u> /	9, 10, 11	01	40] 	ns
				02	30		ns
				03	20		ns
				04	15		ns


STANDARDIZED MILITARY DRAWING	SIZE A		5962-	86846	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVE	L A	SHEET	9

TABLE I.	Elect	rical	perform	ance c	hara	acteristic:	<u> -</u>	Conti	nue	d.		· ·	
Test	 Symbol 	1	-55°C -55°C V _{CC} = 11ess ot	ondit < T _C 4.5 V herwi	ions < +1 to se s	25°C 5.5 Y pecified		roup / ogroup		Device types	 Li: Min	mits Max	 Unit
Shift out high time $3/$	t _{SOH}	 See f	igures	3 and	5	2/	9,	10, 1	1	01, 02	 20 	[- 	l Ins
							 - 		1	03	111	 	ns
] 					Ì 		j~ 	04	9.0	 	l ns
Shift out low time	t _{SOL}	 See f	igures	3 and	5	2/	 9, 	10, 1	1	01	30	i i	ns
	 	j j					 		- 	02	25	i i	ns
	i] 			03	24 	 	ns
		 					 		 	04	17		ns
MASTER RESET pulse width	t _{MRW}	 See f	igures	3 and	8	2/	 9, 	10, 1	.1	01	30		ns
	 	; 							j-	2,03,04	25		ns
MASTER RESET pulse to SI	t _{MRS}	 See f	igures	3 and	8	<u>2</u> /	9,	10, 1	1	01	35		ns
	 	 								02	25		ns
	 	 					 			03, 04	10		ns
See footnotes at end of tabl	e.												-
STANDARDIZEI MILITARY DRAW		al Money lock dividual a 2-26	sızı A						 596	2-86846			
DEFENSE ELECTRONICS SUPP DAYTON, OHIO 4544	LY CENT	ER		•		REVISION L	EVE	- A		SHE	ET 1	LO	

Test	Symbo1	Conditions	Group A	Device	Limits	Unit
	 	Conditions $-55^{\circ}C < T_{C} < +125^{\circ}C$ $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ unless otherwise specified	subgroups 		 Min Max 	
Data setup to IR 4/	t _{SIR}	 See figures 3 and 6 <u>2</u> /	9, 10, 11	01,02,03	5.0	n
•	1			04		
Data hold from IR 4/	t _H IR	See figures 3 and 6 $\frac{2}{}$	9, 10, 11	01, 02	30	
]	03]]20]
	j 	·	 	04	15	
Data setup to OR high 4/	tsor	 See figures 3 and 7 2/	9, 10, 11	All	0	1

- Not more than one output should be shorted at a time. Duration of the short-circuit condition should not exceed one second.
- 2/ AC measurements assume signal transition times of 5 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 V to 3.0 V and output loading of 30 pF load capacitance. Output timing reference is 1.5 V.
- 3/ Since these devices are very high speed, care must be exercised in the design of the hardware and timing utilized in the design. Device grounding and decoupling are crucial to correct operation as the device will respond to very small glitches due to long reflective lines, high capacitances or poor supply decoupling and grounding. A monolithic ceramic capacitor of 0.1 μF directly between V_{CC} and GND with very short lead lengths is recommended.
- 4/ May not be tested, but shall be guaranteed to the limits specified in table I.
- 5/ This parameter applies to devices communicating with each other in a cascaded mode.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-	86846	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEV	EL A	SHEET	



Device types 01 - 04





FIGURE 2. Block diagram.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SIZE A 5962-86846 REVISION LEVEL SHEET 13



NOTE: C_L = 5.0 pF maximum for thzoe and tooe and C_L = 30 pF maximum for all other measurements. C_L includes jig and scope capacitance.

FIGURE 3. Output load circuit.






FIGURE 4. Input timing diagram.






NOTES:

- 1. This data is loaded consecutively, A, B, C.
- 2. Data is shifted out when Shift Out makes a HIGH to LOW transition.

FIGURE 5. Output timing diagram.




NOTES:

- 1. FIFO is initially full.
- 2. Shift Out pulse is applied.
- Shift In is held HIGH.
 As soon as input ready becomes HIGH the input data is loaded into the FIFO.
- 5. The write pointer is incremented.


FIGURE 6. t_{IPH} , t_{HIR} and t_{SIR} timing diagram.

STANDARDIZED MILITARY DRAWING	SIZE A		5962	-86846	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	•	SHEET	15



NOTE: FIFO initially empty


FIGURE 7. t_{PT} and t_{OPH} timing diagram.



NOTE: Worst case, FIFO initially full.

FIGURE 8. Master RESET timing.

STANDARDIZED MILITARY DRAWING	SIZE A	Ę	962-86846
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 16



NOTE: High-Z transitions are referenced to the steady-state $\rm V_{OH}$ - 500 mV and $\rm V_{OL}$ + 500 mV levels on the output.

FIGURE 9. Output enable timing.

STANDARDIZED MILITARY DRAWING	SIZE A		5962	?-86846
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	-	SHEET 17

- 3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.8 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition C or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125$ °C, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 (C_{IN}/C_{OUT} measurements) shall be measured for initial device characterization and after any process or design changes which may affect capacitance. Sample size is fifteen devices with no failures, and all input and output terminals tested.
 - d. Subgroups 7 and 8 tests shall be sufficient to verify the functional operation of the device. It forms a part of the vendor's test tape and shall be maintained and available from the approved source of supply.
 - 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test conditions, method 1005 of MIL-STD-883,
 - (1) Test condition C or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-8	36846	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	A	SHEET	

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*, 2, 3, 7*, 8, 9, 10, 11
Group A test requirements (method 5005)	1 1, 2, 3, 4**, 7, 1 8, 9, 10, 11
Groups C and D end-point Selectrical parameters Selecthod 5005)	1, 2, 3, 7, 8

^{*} PDA applies to subgroups 1 and 7.

4.3.3 Electrostatic discharge sensitivity (ESDS). Electrostatic discharge sensitivity (ESDS) testing shall be performed in accordance with MIL-SID-883, method 3015 and MIL-M-38510 for initial testing and after any design or process changes which may affect input or output protection circuitry. The option to categorize devices as ESD sensitive without performing the test is not allowed. Only those device types that pass ESDS testing at 1,000 volts or greater shall be considered as conforming to the requirements of this drawing.

PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Comments</u>. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-8	36846
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVE	- A	SHEET 19

^{**} For subgroup 4, see 4.3.1c

6.4 Approved sources of supply. Approved sources of supply are listed herein. Additional sources will be added as they become available. The vendors listed herein have agreed to this drawing and a certificate of compliance (see 3.5 herein) has been submitted to DESC-ECS.

Military drawing part number	Vendor CAGE number	Vendor similar part number <u>1</u> /				
5962-8684601VX	61772 65786	IDT72404L10DB CY7C404-10MB				
5962-86846012X	61772 65786	IDT72404L10LB CY7C404-10LMB				
5962-8684601SX	61772	IDT72404EB				
5962-8684601XX	65786	CY7C404-10FMB				
5962-8684602VX	61772 65786	IDT72404L15DB CY7C404-15DMB				
5962-86846022X	61772 65786	IDT72404L15LB CY7C404-15LMB				
5962-8684602SX	61772	IDT72404EB				
5962-8684602XX	65786	CY7C404-15FMB				
5962-868460 3V X	61772 65786	IDT72404L25DB CY7C404~25DMB				
5962-86846032X	61772 65786	IDT72404L25LB CY7C404-25LMB				
5962-8684603SX	61772	IDT72404EB				
5962-8684603XX	65786	CY7C404-25FMB				
5962-8684604VX	61772	IDT72404L35DB				
5962-86846042X	61772	IDT72404L35LB				
5962-8684604SX	61772	IDT72404EB				

^{1/} Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A			86846	
			REVISION LEVEL	Α	SHEET 20

Vendor CAGE Vendor name number and address Integrated Device Technology, Incorporated 61772 3236 Scott Boulevard Santa Clara, CA 95052 Cypress Semiconductor Corporation 3901 North First Street 65786 San Jose, CA 95134

STANDARDIZED
MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE A	 	5962-8	36846		
	REVISION LEVEL	A	SHEET	21	